| Prof Yeo Kiat Seng
Associate Chair (Research), School of Electrical & Electronic Engineering
Fellow, Renaissance Engineering Programme
Division of Circuits & Systems
School of Electrical & Electronic Engineering
College of Engineering
Email: EKSYEO@ntu.edu.sg
Phone: (+65)6790 5630
Office: S1-B1a-03 |
| Education |
- PhD Nanyang Technological University 1996
- BEng(Elect.)(Hons) Nanyang Technological University 1993
|
| Biography |
YEO KIAT SENG received his B.Eng. (Hons) (Elect) in 1993, and Ph.D. (Elect. Eng.) in 1996 both from Nanyang Technological University, Singapore. He begun his academic career as a lecturer in 1996, and was promoted to assistant professor in 1999 and then to associate professor in 2002. He was Sub-Dean (Student Affairs) from 2001 to 2005. He is Board member of Microelectronics IC Design and Systems Association of Singapore, Member of the Advisory Committee of the Centre for Science Research & Talent Development of Hwa Chong Institution and consultant to statutory boards and multinational corporations in the areas of IC design. Professor Yeo is the General Chair and General Co-Chair of 2009 and 2007 International Symposium on Integrated Circuits, respectively, and serves/served in the technical/program committee of several international conferences.
Professor Yeo currently heads the Division of Circuits and Systems. He has successfully completed 9 research projects amounting to S$2.2m and is currently the PI for 9 on-going research projects amounting to S$3.9m, which have attracted more than S$10m of funding from the industry. He has written 3 books, filed/granted 15 patents and published over 250 papers in IC design. He is a technical reviewer for several prestigious international journals and was listed in Marquis Who’s Who in the World, Marquis Who’s Who in Science and Engineering, International Who’s Who of Professionals, Madison Who's Who, Leading Engineers of the World 2006, First Edition (2006-2007) of Who’s Who in Asia, Academic Keys Who's Who in Engineering Higher Education and Continental Who’s Who. |
| Research Interests |
| His research interests include device characterization and modeling, RF IC design, and low-voltage low-power IC design. |
| Research Grant |
- A*Exploit Technologies - Flagship Projects (2009-2013) [by A*STAR Exploit Technologies]
- A*STAR Science and Engineering Research Council (2011-2014) [by A*STAR Science & Engineering Research Council (SERC)]
- Academic Research Fund Tier 1 (2010-2013) [by Nanyang Technological University]
- Academic Research Fund Tier 1 (2011-2014) [by Nanyang Technological University]
- Academic Research Fund Tier 2 (2013-2016) [by Ministry of Education (MOE)]
- NRF Proof of Concept (2012-2013) [by National Research Foundation (NRF)]
- NTU Internal Funding (2010-2013) [by Nanyang Technological University]
- NTU Internal Funding - EEE (2013-2014) [by School of Electrical and Electronic Engineering]
- Workforce Development Agency (2012-2015) [by Workforce Development Agency (WDA)]
|
| Current Projects |
- 60GHZ RFIC Chipset Development (RF Chipset)
- 60GHZ RFIC Chipset Development (Radio Frequency Integrated Circuit)
- Big-data Computing System: A 3-D IC Perspective
- Characterization of 0.6Um BiCMOS Process
- Design Exploration for High Data-rate Wireless Communication Systems at 60GHz for New Media Applications
- Development of Mixed Signal/ Analog/ RF/ mm-wave IP using GF's 65nm RF CMOS Process
- Establishment of VIRTUS, IC Design Centre for Excellence
- High Thermal Resolution Ultra-Low Power Integrated Imager: Fund. Issues in CMOS
- IC Design Joint Industry Postgraduate (JIP) Pre-positioning Programme (EEE-CS/2009/AGR/003)
- Integrated Microsystem with Energy Scavenging, Sensor and Radio Integration using TSV Technology
- Intelligent CMOS Cognitive Radio Transceiver For Medical Sensor Networks
- Ion Camera: A Real-Time High-sensitivity and High-resolution ISFET-based on Ion Detection System for Food and Drag Safety
- Joint Industry Postgraduate II Programme (EEE-CS/2009/AGR/005B)
- Joint Industry Postgraduate II Programme (EEE-CS/2010/AGR/003)
- Joint Industry Postgraduate II Programme (EEE-CS/2010/AGR/007)
- Joint Industry Postgraduate II Programme (EEE-CS/2010/AGR/008)
- Joint Industry Postgraduate II Programme (EEE-CS/2010/MOU/008)
- Joint Industry Postgraduate II Programme (EEE-CS/2010/MOU/008)
- Joint Industry Postgraduate II Programme for PhD students [EDB-NTU-Panasonic Semiconductor Asia Pte Ltd (1)]
- MediaTek Professorship in IC Design Fund
- Neural Interface IC
- Semiconductor Specialist Manpower Programme [EDB-NTU-Panasonic Semiconductor Asia Pte Ltd (3)]
- VIRTUS-CCE-WDA Integrated Circuit Design-Professional (ICD-PRO) Programme
| Selected Publications | - Chun Kit Lam, Meng Tong Tan, Stephen M. Cox, Kiat Seng Yeo,. (2013). Class D Amplifier Power Stage with PWM Feedback Loop. IEEE Transactions on Power Electronics, 28(8), 3870 - 3881.
- Png Lih Chieh, Xiao Long, Yeo Kiat Seng, Wong Thin Sek, and Guan Yong Liang,. (2013). MIMO-Diversity Switching Techniques for Digital Transmission in Visible Light Communication. The 18th IEEE Symposium on Computers and Communications (ISCC'13), Split, Croatia,.
- Png Lih Chieh and Yeo Kiat Seng,. (2013). Optical Infrastructure for Visible Light Communication for Public Housing and Commercial Buildings. The 18th IEEE Symposium on Computers and Communications(ISCC 2013), Split, Croatia,.
- A. T. Do and K. S. Yeo,. (2013, June ). Charge-balancing schemes for CMOS-based neurostimulation circuit design. Paper presented at Collaborative Conference on Materials Research (CCMR) 2013, Jeju, South Korea,, Jeju, South Korea.
- Chong Whye Seng, Tan Yung Sern and Yeo Kiat Seng,. (2013). A Low Power Wideband Differential Transimpedance Amplifier for Optical Receivers in 0.18-um CMOS. 11th IEEE INTERNATIONAL NEWCAS CONFERENCE, NEWCAS 2013, Paris, France,.
|
|